



ELECTRICAL AND ELECTRONICS ENGINEERING

DIGITAL LOGIC CIRCUITS AND DESIGN LAB MANUAL



EEE -IV SEMESTER
REGULATION-2017

PREPARED BY: Ms. B. KALAI SELVI, M.E

Assistant Professor

EDITED BY:
Ms.L.CHITRA, M.E (Ph.D)
HOD/EEE

YEAR	II	DICITAL LOCIC CIDCUITS AND DESIGN	L	T	P	C
SEMESTER	IV	DIGITAL LOGIC CIRCUITS AND DESIGN	0	0	4	2

EXP.	NAME OF THE EXPERIMENT	PAGE
NO		NO

To provide experience & explore designs in analyzing and testing of digital logic circuits like combinational and sequential circuits using lab instruments as well as simulation Software.

OBJECTIVES:

- 1. To impart the knowledge in analysis and design of various combinational logic circuits.
- 2. To learn about design and analysis of sequential circuits using flip flops.
- 3. To Expose students about design and simulation of logic circuits using H

LIST OF EXPERIMENTS:

- 1. Design and implementation of Adders using logic gates.
- 2. Design and implementation of Subtractors using logic gates.
- 3. Design and implementation of BCD to Excess -3 code converter using logic gates.
- 4. Design and implementation of Binary to Gray code converter using logic gates.
- 5. Design and implementation of 4 bit BCD adder using IC 7483.
- 6. Design and implementation of 2 Bit Magnitude comparator using logic gates.
- 7. Design and implementation of Multiplexer and De-Multiplexer using logic gates
- 8. Design and implementation of encoder and decoder using logic gates.
- 9. Design and implementation of 3 bit synchronous up/down counter.
- 10. Implementation of SISO, SIPO, and PISO shift registers using flip flops.

TABLE OF CONTENTS

Sl.No	Title of the experiment	Page No
1.	Design and implementation of Adders using logic gates.	
2	Design and implementation of Subtractors using logic gates.	
3.	Design and implementation of BCD to Excess -3 code converter using logic gates	
4.	Design and implementation of Binary to Gray code converter using logic gates.	
5.	Design and implementation of 4 bit BCD adder using IC 7483	
6.	Design and implementation of 2 Bit Magnitude comparator using logic gates	
7.	Design and implementation of Multiplexer and De- Multiplexer using logic gates	
8.	Design and implementation of encoder and decoder using logic gates.	
9	Design and implementation of 3 bit synchronous up/down counter.	
10	Implementation of SISO, SIPO, and PISO shift registers using flip flops.	

Exp. No.		
	1	Design and involved the CARL in the
Date		Design and implementation of Adders using logic gates

To design and construct half adder and full adder circuits and verify the truth table using logic gates.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	ENT SPECIFICATION	
1.	AND GATE	IC 7408	1
2.	X-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
4.	OR GATE	IC 7432	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	23

THEORY:

HALF ADDER:


A half adder has two inputs for the two bits to be added and two outputs one from the sum 'S' and other from the carry 'c' into the higher adder position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the X-OR Gate the carry out from the AND gate.

FULL ADDER:

A full adder is a combinational circuit that forms the arithmetic sum of input; it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from X-OR Gate, carry output will be taken from OR Gate.

Logic Diagram

Half Adder:




TRUTH TABLE:


A	В	CARRY	SUM
0	-0	0	0
0	1	0	1
-1	.0	0	1
1	1	1 1	0

K-Map for SUM:

K-Map for CARRY:



$$SUM = A'B + AB'$$




CARRY = AB

LOGIC DIAGRAM:




FULL ADDER USING TWO HALF ADDER:



TRUTH TABLE:

A	В	С	CARRY	SUM
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
-1	0	1	1	0
1	1	0	1	0
1	1	1	1	1
			i	

K-Map for SUM:



SUM = A'B'C + A'BC' + ABC' + ABC

PROCEEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

Viva Questions:

- 1) What is a logic gate?
- 2) Write the names of universal gates?
- 3) Why NAND and NOR gates are called universal gates?
- 4) State three logical operators?
- 5) What is full adder?
- 6) State Demorgan's law?
- 7) Give the Boolean expressions for Ex-OR and NOR gates?
- 8) Draw the truth table and logic diagram for full subtractor?
- 9) How do you implement Y= A+B using a three input OR gate?
- 10) Realize the Ex-OR function using only NAND gates?

RESULT:

Exp. No.		
-	2	Design and involved the CC 14
Date		Design and implementation of Subtractors using logic gates

To design and construct half subtractor and full subtractor circuits and verify the truth table using logic gates.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.	
1.	AND GATE	IC 7408	1	
2.	X-OR GATE	IC 7486	1	
3.	NOT GATE	IC 7404	1	
4.	OR GATE	IC 7432	1	
3.	IC TRAINER KIT	-	1	
4.	PATCH CORDS	•	23	

THEORY:


HALF SUBTRACTOR:

The half subtractor is constructed using X-OR and AND Gate. The half subtractor has two input and two outputs. The outputs are difference and borrow. The difference can be applied using X-OR Gate, borrow output can be implemented using an AND Gate and an inverter.

FULL SUBTRACTOR:

The full subtractor is a combination of X-OR, AND, OR, NOT Gates. In a full subtractor the logic circuit should have three inputs and two outputs. The two half subtractor put together gives a full subtractor .The first half subtractor will be C and A B. The output will be difference output of full subtractor. The expression AB assembles the borrow output of the half subtractor and the second term is the inverted difference output of first X-OR.


K-Map for BORROW:




BORROW = A'B

LOGIC DIAGRAM:

FULL SUBTRACTOR:



FULL SUBTRACTOR USING TWO HALF SUBTRACTOR:





TRUTH TABLE:

A	В	C	BORROW	DIFFERENCE
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-Map for Difference:

K-Map for Borrow:





Difference = A'B'C + A'BC' + AB'C' + ABC

Borrow = A'B + BC + A'C

PROCEEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

VIVA QUESTIONS:

- 1. What is full adder?
- 2. State Demorgan's law?
- 3. Give the Boolean expressions for Ex-OR and NOR gates?
- 4. Draw the truth table and logic diagram for full subtractor?
- 5. How do you implement Y= A+B using a three input OR gate?
- 6. Realize the Ex-OR function using only NAND gates?

RESULT:

Exp. No.	3	Design and implementation of BCD to Excess -3 code
Date		converter using logic gates.

To design and implement BCD to Excess-3 Code Converter using logic gates.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	COMPONENT SPECIFICATION	
1.	X-OR GATE	IC 7486	1
2.	AND GATE	IC 7408	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1
5.	IC TRAINER KIT		1
6.	PATCH CORDS	-	35

THEORY:

The availability of large variety of codes for the same discrete elements of information results in the use of different codes by different systems. A conversion circuit must be inserted between the two systems if each uses different codes for same information. Thus, code converter is a circuit that makes the two systems compatible even though each uses different binary code.

A code converter is a circuit that makes the two systems compatible even though each uses a different binary code. To convert from binary code to Excess-3 code, the input lines must supply the bit combination of elements as specified by code and the output lines generate the corresponding bit combination of code. Each one of the four maps represents one of the four outputs of the circuit as a function of the four input variables.

A two-level logic diagram may be obtained directly from the Boolean expressions derived by the maps. These are various other possibilities for a logic diagram that implements this circuit.

TRUTH TABLE:


BCD in	put
--------	-----

Excess – 3 output


B3	B2	B1	В0	E3	E2	E 1	E0
0	0	0	0	0	0	1	1
0	0	0	1	0-	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1.	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	х	х	х	x
1	0	1	1	х	X	X	1
1	1	0	0	х	x	x	X X
1	1	0	1	х	x	х	x
1	1	1	0	х	x	X	
1	1	1	1	х	x	x	X X

LOGIC DIAGRAM:


BCD TO EXCESS-3 CONVERTOR




K-Map for E₃:




$$E3 = B3 + B2 (B0 + B1)$$



E1 = B1 ⊕ B0



E2 = B2 + (B1 + B0)



 $E0 = \overline{B0}$

PROCEDURE:

- (i) Connections were given as per circuit diagram.
- (ii) Logical inputs were given as per truth table
- (iii) Observe the logical output and verify with the truth tables.

Viva Questions:

- 1) What is binary code?
- 2) Write the classification of binary code?
- 3) Define weighted codes?
- 4) What do you mean by BCD code?
- 5) Define Excess 3 code.

RESULT:

		Exp. No.
e converter	Design and implementation of Binary to Gray code co	-
	using logic gates.	Date
		Date

To design and implement Binary to Gray Code Converter using logic gates.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	X-OR GATE	IC 7486	1
2.	AND GATE	IC 7408	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1
5.	IC TRAINER KIT		1
6.	PATCH CORDS	=	35

THEORY:

The availability of large variety of codes for the same discrete elements of information results in the use of different codes by different systems. A conversion circuit must be inserted between the two systems if each uses different codes for same information. Thus, code converter is a circuit that makes the two systems compatible even though each uses different binary code.

The bit combination assigned to binary code to gray code. Since each code uses four bits to represent a decimal digit. There are four inputs and four outputs. Gray code is a non-weighted code.

The input variable are designated as B3, B2, B1, B0 and the output variables are designated as G3, G2, G1, G0 from the truth table, combinational circuit is designed. The Boolean functions are obtained from K-Map for each output variable.


TRUTH TABLE:

Binary	in	n	TT	•
Dinary	111	ν	u	ι

Gray code output

		TOTAL DESIGNATION OF THE PERSON OF THE PERSO		10000		50 TO AND S	
B3	B2	B1	В0	G3	G2	G1	G0
		_					
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0


K-Map for G3,G2,G1,G0:




G3 = B3



G2 = B3⊕B2




G1 = B1⊕B2



LOGIC DIAGRAM:

BINARY TO GRAY CODE CONVERTOR



PROCEDURE:

- (i) Connections were given as per circuit diagram.
- (ii) Logical inputs were given as per truth table
- (iii) Observe the logical output and verify with the truth tables.

VIVA QUESTIONS:

- 1) What is Alpha Numeric code?
- 2) What is Reflected code?
- 3) State the advantages of Gray code?
- 4) Convert Gray code 101011 into its Binary equivalent?
- 5) Convert Binary code 100001 into Gray code?

RESULT:

			Exp. No.
using IC	Design and implementation of 4 bit BCD adder using IC	5	
Ü	7483.		Date
		3	Date

To design and implement 4-bit adder and subtractor using IC 7483.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	IC	IC 7483	1
2.	EX-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	40

THEORY:


4 BIT BCD ADDER:

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of next full adder in chain. The augends bits of 'A' and the addend bits of 'B' are designated by subscript numbers from right to left, with subscript 0 denoting the least significant bits. The carries are connected in chain through the full adder. The input carry to the adder is C_0 and it ripples through the full adder to the output carry C_4 .


Consider the arithmetic addition of two decimal digits in BCD, together with an input carry from a previous stage. Since each input digit does not exceed 9, the output sum cannot be greater than 19, the 1 in the sum being an input carry. The output of two decimal digits must be represented in BCD and should appear in the form listed in the columns.

A BCD adder that adds 2 BCD digits and produce a sum digit in BCD. The 2 decimal digits, together with the input carry, are first added in the top 4 bit adder to produce the binary sum.

PIN DIAGRAM FOR IC 7483:



LOGIC DIAGRAM: BCD ADDER



\ S1 :	S2			
S3 S4	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	0	0	1	1

K MAP

$$Y = S4 (S3 + S2)$$

TRUTH TABLE:

	BCD	SUM		CARRY
S4	S3	S2	S1	С
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

PROCEDURE:

Ĭ.

- (i) Connections were given as per circuit diagram.
- (ii) Logical inputs were given as per truth table
- (iii) Observe the logical output and verify with the truth tables.

Viva Questions:

- 1) What is BCD adder?
- 2) What is the difference between parallel adder and serial adder?
- 3) What is the IC number for 4 bit BCD adder?
- 4) Draw the block diagram of N-bit parallel adder?
- 5) Design the 4 bit BCD adder using 4 bit binary adders?
- 6) What do you mean by 1's complement representation?

RESULT:

Bit Magnitude comparator
gates.

To design and implement 2 – bit magnitude comparator using basic gates.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	AND GATE	IC 7408	2
2.	X-OR GATE	IC 7486	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1
5.	4-BIT MAGNITUDE	IC 7485	2
	COMPARATOR		
6.	IC TRAINER KIT	-	1
7.	PATCH CORDS	-	30

THEORY:

The comparison of two numbers is an operator that determine one number is greater than, less than (or) equal to the other number. A magnitude comparator is a combinational circuit that compares two numbers.

A and B and determine their relative magnitude. The outcome of the comparator is specified by three binary variables that indicate whether A>B, A=B (or) A<B.

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

The equality of the two numbers and B is displayed in a combinational circuit designated by the symbol (A=B).

This indicates A greater than B, then inspect the relative magnitude of pairs of significant digits starting from most significant position. A is 0 and that of B is 0.

We have A<B, the sequential comparison can be expanded as

$$A>B = A3B_3^1 + X_3A_2B_2^1 + X_3X_2A_1B_1^1 + X_3X_2X_1A_0B_0^1$$

$$A$$

The same circuit can be used to compare the relative magnitude of two BCD digits.

Where, A = B is expanded as,

$$A = B = (A_3 + B_3) (A_2 + B_2) (A_1 + B_1) (A_0 + B_0)$$

$$\psi \qquad \psi \qquad \psi$$

$$x_3 \qquad x_2 \qquad x_1 \qquad x_0$$

PROCEDURE:


- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

TRUTH TABLE


A1	A0	B1	В0	A > B	A = B	A < B
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	· 0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0


LOGIC DIAGRAM:

2 BIT MAGNITUDE COMPARATOR



K MAP





Viva Questions:

- 1) What is comparator?
- 2) Draw the pin diagram of IC 7485?
- 3) Design 1 bit magnitude comparator?
- 4) Write the significant of Ex- OR gate?
- 5) Write the applications of comparator?

RESULT:

Exp. No.		
	7	Design and implementation of Multiplexer and De-
Date		Multiplexer using logic gates
		AND AND AND AND

To design and implement multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	3 I/P AND GATE	IC 7411	2
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
2.	IC TRAINER KIT	-	1
3.	PATCH CORDS	-	32

THEORY:

MULTIPLEXER:


Multiplexer means transmitting a large number of information units over a smaller number of channels or lines. A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally there are 2ⁿ input line and n selection lines whose bit combination determine which input is selected.

DEMULTIPLEXER:

The function of Demultiplexer is in contrast to multiplexer function. It takes information from one line and distributes it to a given number of output lines. For this reason, the demultiplexer is also known as a data distributor. Decoder can also be used as demultiplexer.

In the 1: 4 demultiplexer circuit, the data input line goes to all of the AND gates. The data select lines enable only one gate at a time and the data on the data input line will pass through the selected gate to the associated data output line.

BLOCK DIAGRAM FOR 4:1 MULTIPLEXER:




FUNCTION TABLE:

S1	S0	INPUTS Y
0	0	D0 → D0 S1' S0'
0	1	D1 → D1 S1' S0
1	0	D2 → D2 S1 S0'
1	1	D3 → D3 S1 S0

Y = D0 S1' S0' + D1 S1' S0 + D2 S1 S0' + D3 S1 S0


CIRCUIT DIAGRAM FOR MULTIPLEXER:



TRUTH TABLE:

S1	S0	Y = OUTPUT		
0	0	D0		
0	1	D1		
1	0	D2		
1	1	D3		

BLOCK DIAGRAM FOR 1:4 DEMULTIPLEXER:




FUNCTION TABLE:

S1	S0	INPUT			
0	0	$X \rightarrow D0 = X S1' S0'$			
0	1	$X \rightarrow D1 = X S1' S0$			
1	0	$X \rightarrow D2 = X S1 S0'$			
1	1	$X \rightarrow D3 = X S1 S0$			

$$Y = X S1' S0' + X S1' S0 + X S1 S0' + X S1 S0$$


LOGIC DIAGRAM FOR DEMULTIPLEXER:




TRUTH TABLE:

	INPUT		OUTPUT				
S1	S0	I/P	D0	D1	D2	D3	
0	0	0	0	0	0	0	
0	0	1	1	0	0	0	
0	1	0	0	0	0	0	
0	1	1	0	1	0	0	
1	0	0	0	0	0	0	
1	0	1	0	0	1	0	
1	1	0	0	0	0	0	
1	1	1	0	0	0	1	

PIN DIAGRAM FOR IC 74150:



PIN DIAGRAM FOR IC 74154:



PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

Viva Questions:

- 1) What do you mean by combinational logic?
- 2) What is Multiplexer?
- 3) What is Demultiplexer?
- 4) What is the use of selection line in Multiplexer?
- 5) Draw the logic symbol for 8 X 1 Multiplexer?
- 6) Draw the logic diagram for 2 X 1 Multiplexer?
- 7) Write the IC number for 8 X 1 Multiplexer?
- 8) Implement the following Boolean function using 8 : 1 Multiplexer? $F(P,Q,R,S) = \sum m(0,1,3,4,8,9,15)$
- 9) Write the application of Multiplexer?
- 10) Write the function table for 1:4 Demultiplexer?

RESULT:

Exp. No.		
_	8	Design and implementation of encoder and decoder using
Date		logic gates.

Design and implement encoder and decoder using logic gates and study of IC 7445 and IC 74147.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	3 I/P NAND GATE	IC 7410	2
2.	OR GATE	IC 7432	3
3.	NOT GATE	IC 7404	1
2.	IC TRAINER KIT	1-	1
3.	PATCH CORDS		27

THEORY:


ENCODER:

An encoder is a digital circuit that perform inverse operation of a decoder. An encoder has 2^n input lines and n output lines. In encoder the output lines generates the binary code corresponding to the input value. In octal to binary encoder it has eight inputs, one for each octal digit and three output that generate the corresponding binary code. In encoder it is assumed that only one input has a value of one at any given time otherwise the circuit is meaningless. It has an ambiguila that when all inputs are zero the outputs are zero. The zero outputs can also be generated when D0 = 1.

DECODER:

A decoder is a multiple input multiple output logic circuit which converts coded input into coded output where input and output codes are different. The input code generally has fewer bits than the output code. Each input code word produces a different output code word i.e there is one to one mapping can be expressed in truth table. In the block diagram of decoder circuit the encoded information is present as n input producing 2^n possible outputs. 2^n output values are from 0 through out $2^n - 1$.


LOGIC DIAGRAM FOR ENCODER:



TRUTH TABLE:

	INPUT						OUTPUT		
Y1	Y2	Y3	Y4	Y5	Y6	Y7	A	В	C
1	0	0	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	1	1
0	0	0	1	0	0	0	1	0	0
0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	1	1	1	1

LOGIC DIAGRAM FOR DECODER:



	INPUT		OUTPUT					
Е	A	В	D0	D1	D2	D3		
1	0	0	1	1	1	1		
0	0	0	0	1	1	1		
0	0	1	1	0	1	1		
0	1	0	1	1	0	1		
0	1	1	1	1	1,	0		

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

Viva Questions:

- 1. What is an encoder?
- 2. Mention the uses of decoders.
- 3. Draw a 4X16 decoder constructed with two 3X8 decoders.
- 4. What is a priority encoder?
- 5. What are the advantaged of Karnaugh map?
- 6. What do you mean by binary encoder?
- 7. Draw the general structure of decoder.
- 8. Draw the logic diagram of octal to binay encoder.
- 9. Draw the logic diagram of 2 to 4 decoder?
- 10. Draw the general structure of encoder.

RESULT:

Exp. No.		
	9	Design and implementation of 3 bit synchronous up/down
Date		counter.

AIM:

To design and implement 3 bit synchronous up/down counter.


APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	JK FLIP FLOP	IC 7476	2
2.	3 I/P AND GATE	IC 7411	1
3.	OR GATE	IC 7432	1
4.	XOR GATE	IC 7486	1
5.	NOT GATE	IC 7404	1
6.	IC TRAINER KIT		1
7.	PATCH CORDS	-	35

THEORY:


A counter is a register capable of counting number of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. An up/down counter is one that is capable of progressing in increasing order or decreasing order through a certain sequence. An up/down counter is also called bidirectional counter. Usually up/down operation of the counter is controlled by up/down signal. When this signal is high counter goes through up sequence and when up/down signal is low counter follows reverse sequence.

K MAP



UD QA	a QC				UD QA	ac 				UD QA	3 QC		MI	
	1	0	х	X		X	Х	0	1		Х	1	1	×
	1	0	х	x		_x	Х	0	1		х	1	1	x
	0	1	Х	Х		X	Х	1	0		Х	1	1	x
	0	1	х	Х		X	x	1	0		Х	1	1	х
	JE	3 = UD	⊕QC		•	K	B = (U	D QQ	()			КС	= 1	


STATE DIAGRAM



CHARACTERISTICS TABLE:

Q	Q_{t+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

LOGIC DIAGRAM:



Input	Pre	sent S	State	N	ext Sta	ite	1	4]	В	(С
Up/Down	$\mathbf{Q}_{\mathbf{A}}$	$\mathbf{Q}_{\mathbf{B}}$	Q_{C}	Q_{A+1}	\mathbf{Q}_{B+1}	Q_{C+1}	J_A	$\mathbf{K}_{\mathbf{A}}$	J_B	$\mathbf{K}_{\mathbf{B}}$	J_C	$\mathbf{K}_{\mathbf{C}}$
0	0	0	0	1	1	1	1	X	1	X	1	X
0	1	1	1	1	1	0	X	0	X	0	X	1
0	1	1	0	1	0	1	X	0	X	1	1	X
0	1	0	1	1	0	0	X	0	0	X	X	1
0	1	0	0	0	1	1	X	1	1	X	1	X
0	0	1	1	0	1	0	0	X	X	0	X	1
0	0	1	0	0	0	1	0	X	X	1	1	X
0	0	0	1	0	0	0	0	X	0	X	X	1
1	0	0	0	0	0	1	0	X	0	X	1	X
1	0	0	1	0	1	0	0	X	1	X	X	1
1	0	1	0	0	1	1	0	X	X	0	1	X
1	0	1	1	1	0	0	1	X	X	1	X	1
1	1	0	0	1	0	1	X	0	0	X	1	X
1	1	0	1	1	1	0	X	0	1	X	X	1
1	1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	1	0	0	0	X	1	X	1	X	1

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

Viva Questions:

- 1. What is flip flop?
- 2. What is a D Latch?
- 3. Write the excitation table of JK flipflop?
- 4. What is the difference between latch and flipflop?
- 5. What is race condition in flipflop?
- 6. How can race condition be avoided in flipflop?
- 7. What is ripple counter?
- 8. What is ring counter?
- 9. Mention the difference between sequential and combinational circuits.
- 10. List out some applications of counter.

RESULT:

Exp. No.	10	I I GOLGO GIDO LIDIGO LIG
Date	10	Implementation of SISO, SIPO, and PISO shift registers using flip flops.

AIM:

To design and implement

- (i) Serial in serial out
- (ii) Serial in parallel out
- (iii) Parallel in serial out
- (iv) Parallel in parallel out


APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	D FLIP FLOP	IC 7474	2
2.	OR GATE	IC 7432	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	35

THEORY:


A register is capable of shifting its binary information in one or both directions is known as shift register. The logical configuration of shift register consist of a D-Flip flop cascaded with output of one flip flop connected to input of next flip flop. All flip flops receive common clock pulses which causes the shift in the output of the flip flop. The simplest possible shift register is one that uses only flip flop. The output of a given flip flop is connected to the input of next flip flop of the register. Each clock pulse shifts the content of register one bit position to right.

PIN DIAGRAM:



LOGIC DIAGRAM:


SERIAL IN SERIAL OUT:



	Serial in	Serial out
CLK		
1	1	0
2	0	0
3	0	0
4	1	1
5	X	0
6	X	0
7	X	1

LOGIC DIAGRAM:

SERIAL IN PARALLEL OUT:




TRUTH TABLE:

	OUTPUT						
DATA	Q _A	Q _B	Qc	Q_{D}			
1	1	0	0	0			
0	0	1	0	0			
0	0	0	1	1			
1	1	0	0	1			
	DATA 1 0 0 1	DATA Q _A 1 1 0 0 0 0 1 1					

LOGIC DIAGRAM:

PARALLEL IN SERIAL OUT:




TRUTH TABLE:

CLK	Q3	Q2	Q1	Q0	O/P
0	1	0	0	1	1
1	0	0	0	0	0
2	0	0	0	0	0
3	0	0	0	0	1

LOGIC DIAGRAM:

PARALLEL IN PARALLEL OUT:



		DATA	INPUT		OUTPUT			
CLK	D_A	D _B	D _C	D_D	Q _A	Q _B	Qc	Q_D
1	1	0	0	1	1	0	0	1
2	1	0	1	0	1	0	1	0

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

Viva Questions:

- 1. What is shift register?
- 2. What is the need of clock signal?
- 3. What is universal shift register?
- 4. What is the use of shift register?
- 5. How many flip flops are required to count 0 to 255?
- 6. What is the difference between counters and registers?
- 7. What do you mean by buffer register?
- 8. List out the type of shift register.
- 9. What do you mean by bidirectional shift register?
- 10. What is tristate register?

RESULT: