

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

# Lab Manuals

: SEMICONDUCTOR DEVICES

DEPARTMENT

: ECE

:17ECCC81

: R2017

NAME OF THE SUBJECT

Subject Code

REGULATION

Kennig

HOD/ ECE

														-1		
17	ECCC81		SEM	ICOND	оисто	R DEV	VICESL	AB		Categ	ory	L	Т	Р		Credit
1/1										CC		0	0	4		2
PREAM			·					1	1			. 1. 1		1		• • • • •
To reinf		•	in the	accon	npany	ing se	micono	luctor	device	es cours	e throu	ign i	ian	ds-on	exper	ience
by exam									l		- DITT-			т <u>-</u> т.		
electrica											-				o prov	lae
the stud PRERQI			арари	ity for	perio	rming	variot	is anai	ysis of	semico	naucto	r ae	vice	es.		
-			-													
COURSE				h o muo	atical	handa			ont of	hia aan						
1										this cou		1+-			1	
2		comp	lemen						pro	esented	in	lectu	ire,	and	1	as
		ch, dispen:	aible t		itegral			and								
<u>ำ</u>									4:			7-				
3										s, BJT's a						
4										ourpose					<u>'ıl</u>	
5								by wa	yord	readbo	ard cir	cuit	ae	sign v	vith	
COUPCI		ectroni	c uevi	cesan	u com	ponen	15.									
COURSE			1	6.1			1.	.11.1								
On the s											1 51475				•	,
CO1. Co		and f	find th	ie ripj	ple fa	ctor a	nd eff	iciency	of H	WR an	d FWR	by			Арр	I
conduct															у	
experim				,							1 .11				•	,
CO2. Co		clippe	r and c	clampe	er circi	uits fo	r any g	iven s	pecífica	ations a	nd illus	trate	j		Арр	I
their ou							-		-				_		у	
CO3. De	etermin	e the g	given tr	ransist	or par	amete	rs fron	n the c	haract	eristics	of BJT i	in Cl	3		Арр	l
and CC															У	
Configu			14 .		1.4.5.5	<u>(</u>					<u> </u>				A 1	
CO4. De	~			<u> </u>		<u> </u>	-		tions a	na veri	y its ou	itput	•		Analy	
CO5. Ex												<b>T</b> 00		0	Analy	/ze
MAPPIN	NG WII	Н РКС	JGKAN	AME C		IMES .	AND P	KOGK	AMME	SPECI		ICO	ME		1	
COS	P01	P02	P03	P04	P05	P06	P07	P08	P09	P010	P011	PO	12	PSO 1	PSO2	PSO3
C01	S	М	М	-	-	-	М	-	М	-	М	-		S	М	-
CO2	S	М	М	-	-	-	М	-	М	-	М	-		S	М	-
CO3	S	М	М	-	_	-	М	-	М	-	М	-		S	М	-
CO4	S	M	М	-	-	-	M	-	М	-	M	-		S	М	М
C05	S	M	M	_	_	-	M	_	M	-	M	-		S	M	-
S- Stron	-						1.1		1.1		1.1			0	1.1	
LIST OF				v												
1. Half V			15													
2. Full W																
		cunei														
3. Clippe																
4. Clamp				· .		1.0										
5. Input,	-					-										
6. Input,	-					plifter	-									
7. Trans			stics o	I JFET												
8. Voltag																
9. TRIA	C, DIAC															
10. SCR		-														
COURSE			F	1.	-	、 .		- I -					• -	-1		
S.No.	Nam	e of th	e Facu	ilty		Jesign	nation		Depart	ment			M	ail ID		
							-	1			_	_				
1	Dr.P.Se						fessor		ĒC	СE	hodeee	-				
	Dr.P.Se Dr.T.Sl					Prof sociat ofesso	е		EC EC	СE	hodeee sheela@	-				

## **17ECCC81 - SEMICONDUCTOR DEVICES LAB**

## LIST OF EXPERIMENTS

- 1. Half Wave Rectifier
- 2. Full Wave Rectifier
- 3. Clipper
- 4. Clamper
- 5. Input/output Characteristics of CE Amplifier
- 6. Input/output Characteristics of CC Amplifier
- 7. Transfer Characteristics of JFET
- 8. Voltage Regulator
- 9. TRIAC, DIAC
- 10. SCR

## HALFWAVE RECTIFIERS WITH/WITHOUT FILTERS

## AIM

Examine the input and output waveforms of a half wave rectifier without and with filters. Calculate the ripple factor with load resistance of  $500\Omega$ , 1 K $\Omega$  and 10 K $\Omega$  respectively.

Calculate ripple factor with a filter capacitor of 100 F and the load of 1KP, 2KP and 10K $\Omega$  respectively.

S.No	Device	Range/Rating	Quantity
3.110	Device	Kange/Kating	in No.
1	Rectifier and Filter trainer Board		
	Containing		
	a) AC Supply.	(9-0-9) V	1
	b) Silicon Diodes	1N 4007	1
	c) Capacitor	0.47µF	1
2	a) DC Voltmeter	(0-20) V	1
	b) AC Voltmeter	(0-20) V	1
3	DC Ammeter	(0-50) mA	1
4	Cathode Ray Oscilloscope	(0-20) MHz	1
5	Decade Resistance Box	10Ω-100ΚΩ	1
6	Connecting wires	5A	12

## **COMPONENTS & EQUIPMENT REQUIRED**

# THEORY

During positive half-cycle of the input voltage, the diode D1 is in forward bias and conducts through the load resistor R1. Hence the current produces an output voltage across the load resistor R1, which has the same shape as the +ve half cycle of the input voltage.

During the negative half-cycle of the input voltage, the diode is reverse biased and there is no current through the circuit. i.e, the voltage across R1 is zero. The net result is that only the +ve half cycle of the input voltage appears across the load. The average value of the half wave rectified o/p voltage is the value measured on dc voltmeter.

For practical circuits, transformer coupling is usually provided for two reasons.

- 1. The voltage can be stepped-up or stepped-down, as needed.
- The ac source is electrically isolated from the rectifier. Thus preventing shock hazardsin the secondary circuit.

## PROCEDURE

## Half Wave Rectifier without filter

- 3. Connect the circuit as shown in figure (a).
- 4. Adjust the load resistance,  $R_L$  to 500 $\Omega$ , and note down the readings of input and outputvoltages through oscilloscope.
- 5. Note the readings of dc current, dc voltage and ac voltage.
- 6. Now, change the resistance the load resistance, RL to 1 K $\Omega$  and repeat the procedure asabove. Also repeat for 10 K $\Omega$ .
- 7. Readings are tabulated as per the tabular column.

## Half Wave Rectifier with filter

1. Connect the circuit as shown in figure (b) and repeat the procedure as for halfwave rectifier without filter.

## **CIRCUIT DIAGRAMS**






Figure (a) :Half Wave Rectifier without Filter





## **EXPECTED GRAPHS**



## **TABULAR COLUMNS**

Half Wave Rectifier without Filter

S	Load	Input	Output	Average	Average	RMS	Rippl
N 0	Resistanc e(R <sub>L</sub> )	Voltage Peak	Voltage Peak	dc current (I <sub>dc</sub> )	Dc voltag e(V <sub>dc</sub> )	Voltag e(V <sub>ac</sub> )	e Facto
		(V <sub>m</sub> )	(V <sub>0</sub> )				r
							V
							¥Ē Vdc
1.	500Ω						
2.	1ΚΩ						
3.	10ΚΩ						

# Half Wave Rectifier with Filter $C=10\mu F$

S.	Load	Input	Output	Averag	Averag	RMS	Rippl
N	Resistan	Voltage	Voltage	edc	eDc	Voltag	e
0	ce (R <sub>L</sub> )	Peak	Peak	current	voltage	e(V <sub>ac</sub> )	Facto
		(V <sub>m</sub> )	(V <sub>0</sub> )	(I <sub>dc</sub> )	(V <sub>dc</sub> )		rγ=
							<u>v<sub>ac</sub></u>
							V <sub>dc</sub>
1.	1ΚΩ						
2.	2ΚΩ						
3.	10ΚΩ						

## RESULT

Input and Output waveforms of a half-wave with /without filter are observed and plotted. For Half-wave rectifier without

filter- $\gamma$ , Ripple factor at 500 $\Omega$ =

1KΩ= 10 KΩ=

For Half-wave rectifier with filter:- $\gamma$ , Ripple factor at 1K $\Omega$ ,

100µF =

2KΩ, 100μF = 10 KΩ, 100μF =

#### Expt.No:2

## FULLWAVE RECTIFIERS WITH/WITHOUT FILTER

#### AIM

Examine the input and output waveforms of a full wave (center tapped) rectifier without and withfilters.Calculate the ripple factor with load resistance of  $500\Omega$ , 1 K $\Omega$  and 10 K $\Omega$  respectively. Calculate ripple factor with a filter capacitor of 100 $\square$ F and the load of 1K $\square$ , 2K $\square$  and 10K $\Omega$  respectively.

S.No	Device	Range	Quantity
		/Rating	(in No.s)
1	Rectifier and Filter trainer		
	BoardContaining		
	a) AC Supply.	(9-0-9) V	1
	b) Silicon Diodes	1N 4007	2
	c) Capacitor	0.47µF	1
2	a) DC Voltmeter	(0-20) V	1
	b) AC Voltmeter	(0-20) V	1
3	DC Ammeter	(0-50) mA	1
4	Cathode Ray Oscilloscope	(0-20) MHz	1
5	Decade Resistance Box	10Ω-100ΚΩ	1
6	Electrolytic Capacitor	100µF	1
7	Connecting wires	5A	12

## **COMPNENTS& EQUIPMENTS REQUIRED**

#### THEORY

The circuit of a center-tapped full wave rectifier uses two diodes D1&D2. During positive half cycle of secondary voltage (input voltage), the diode D1 is forward biased and D2 is reverse biased.

The diode D1 conducts and current flows through load resistor  $R_L$ . During negative half cycle, diode D2 becomes forward biased and D1 reverse biased. Now, D2 conducts and current flowsthrough the load resistor  $R_L$  in the same direction. There is a continuous current flow through the load resistor  $R_L$ , during both the half cycles and will get unidirectional current as show in the model graph. The difference between full wave and half wave rectification is that a fullwave rectifier allows unidirectional (one way) current to the load during the entire 360 degrees of the input signal and half-wave rectifier allows this only during one half cycle (180 degree).

## PROCEDURE


#### Full-wave Rectifier without filter

- 1. Connect the circuit as shown in the figure (a).
- 2. Adjust the load resistance  $R_L$  to 5002 and connect a capacitor of 1002F value in parallel with the load and note the readings of input and output voltages through Oscilloscope.
- 3. Note the readings of DC current, DC voltage and AC voltage.
- 4. Now change the load resistance RL to 2000<sup>[2]</sup> and repeat the procedure as the above.
- 5. Readings are tabulate as per the tabular column.

#### Full-wave Rectifier with filter

- 1. Connect the circuit as shown in the figure (b).
- 2. Adjust the load resistance  $R_L$  to  $1K\mathbb{Z}$  and connect a capacitor of  $100\mathbb{Z}F$  values in parallel with the load and note the readings of input and output voltages through Oscilloscope.
- 3. Note the readings of DC current, DC voltage and AC voltage.
- 4. Now change the load resistance  $R_L$  to  $2K\mathbb{Z}$  and repeat the procedure as the above. Also
- 5. repeat for 10K, 100µF values.
- 6. Readings are tabulate as per the tabular column.

## **CIRCUIT DIAGRAMS**







Figure (b): Full Wave Rectifier (center-tap) With Filter

# **EXPECTED GRAPHS**



#### **TABULAR COLUMNS**

## Full wave Rectifier (Center-tap) Without Filter

<b>S</b> .	Load	Input	Output	Average	Averag	RMS	Rippl
No	Resistanc	Voltage	Voltage	dc	eDc	Voltag	е
	e(R <sub>L</sub> )	Peak	Peak	current	voltage	e(V <sub>ac</sub> )	Facto
		(V <sub>m</sub> )	(V <sub>0</sub> )	(I <sub>dc</sub> )	(V <sub>dc</sub> )		r
							V
							Υāc V dc
1	500Ω						
2	1ΚΩ						
3	10ΚΩ						

# Full wave Rectifier (Center-tap) With Filter $C = --- \mu F$

S.No	Load	Input	Output	Average	Averag	RMS	Rippl
	Resistanc	Voltage	Voltage	dc	eDc	Voltag	е
	e(R <sub>L</sub> )	Peak	Peak	current	voltage	e(V <sub>ac</sub> )	Facto
		(V <sub>m</sub> )	(V <sub>0</sub> )	(Idc)	(V <sub>dc</sub> )		r
							V
							¥ē V <sub>dc</sub>
1	500Ω						
2	1ΚΩ						
3	10K						

## RESULT

Input and Output waveforms of a full-wave (center tapped) and bridge rectifier with /withoutfilters are observed and plotted.

For Full-wave rectifier(center tapped) without filter-

i.  $\gamma$ , Ripple factor at 500 $\Omega$ , 100 $\mu$ F =

a. 2K $\Omega$ , 100 $\mu$ F =

For full-wave rectifier (Center tapped) with filter-

ii.  $\gamma$ , Ripple factor at 500 $\Omega$ , 100 $\mu$ F =

Expt:No:3

## **Clipper Circuits**

Aim:

To realize different clipping circuits and observe the waveforms.

## Apparatus Required:

S.No	Item	Specification	Quantity
1	Step Down Transformer	220 V/12 V	1
2	Diode	IN4007	1
3	Resistor	1ΚΩ, 100 ΚΩ	1,1
4	Capacitor	1 micro Farad	1
5	RPS	(0-30) V	1
6	CRO		1
7	Connecting wires		

#### THEORY

## **Clipping Circuits**

Clipping circuits are nonlinear wave shaping circuits. A clipping circuit is useful to cutoff the positive or negative portions of an input waveform. Clipping circuits are also known as voltage limiters or slicers.

#### **Positive clipper**


The positive half cycle is clipped by diode and only the drop across diode will appear across the load. During negative half cycle, the diode does not conduct and the voltage acrossRL is given by

Since RL >> R, the output voltage will be close to input voltage during negative half cycle.

## **Negative clipper**

The negative half cycle is clipped by diode and only the drop across diode will appear across the load. During positive half cycle, the diode does not conduct and the voltage acrossRL is given by

$$V \supseteq V = \frac{R_L}{L}$$



Since RL >> R, the output voltage will be close to input voltage during the positive half cycle

## Procedure

- 1. The connections are made as per the circuit diagram.
- 2. Input AC Voltage is Given to the Circuit
- 3. The Output is viewed in CRO.
- 4. A graphs is drawn between Vm and t.

**Result**:

Thus the Clipper Circuits are verified and the Output is drawn in Graph.

Expt.No:4

## **Clampers Circuits**


#### Aim:

To realize different clamping circuits and observe the waveforms.

# **Apparatus Required:**

S.No	Item	Specification	Quantity
1	Step Down Transformer	220 V/12 V	1
2	Diode	IN4007	1
3	Resistor	1ΚΩ, 100 ΚΩ	1,1
4	Capacitor	1 micro Farad	1
5	RPS	(0-30) V	1
6	CRO		1
7	Connecting wires		

## THEORY



Positive Clamper circuit

## Procedure

- 1. The connections are made as per the circuit diagram.
- 2. Input AC Voltage is Given to the Circuit
- 3. The Output is viewed in CRO.
- 4. A graphs is drawn between Vm and t.

#### **Result**:

Thus the Clipper and Clamper Circuits are verified and the Output is drawn in Graph.

#### Expt.No:5

## Input/output Characteristics of CE Amplifier

## AIM

Plot the input and output characteristics of a transistor connected in CommonEmitter configuration.

# COMPONENTS & EQUIPMENT REQUIRED S.No Device Range /Rating Quantity (in No.s) 1. Transistor CE trainer Image Image

		/ Nating	(III NO.3)
1.	Transistor CE trainer		
	BoardContaining		
	a) DC Power Supply.	(0-12) V	2
	b) PNP Transistor	BC 107	1
	c) Carbon Film Resistor	470Ω, 1/2	1
		W	1
		100KΩ,1/2	
		W	
2.	a) DC Voltmeter	(0-1) V	1
	b)DC Voltmeter	(0-20) V	1
3.	DC Ammeter	(0-50) mA	1
		(0-200) μA	1
4.	Connecting wires	5A	12

## THEORY

A transistor is a three terminal device. The terminals are emitter, base, collector. In common emitterconfiguration, input voltage is applied between base and emitter terminals and output is taken across the collector and emitter terminals.

Therefore the emitter terminal is common to both input and output.

The input characteristics resemble that of a forward biased diode curve. This is expected since the Base-Emitter junction of the transistor is forward biased. As compared to CB arrangement  $I_B$  increases less rapidly with  $V_{BE}$ . Therefore input resistance of CE circuit is higher than that of CB circuit.

The output characteristics are drawn between  $I_c$  and  $V_{CE}$  at constant  $I_B$  the collector current varies with  $V_{CE}$  unto few volts only. After this the collector current becomes almost constant, and independent of  $V_{CE}$ . The value of  $V_{CE}$  up to which the collector current changes with  $V_{CE}$  is known as Knee voltage. The transistor always operated in the region above Knee voltage,  $I_c$  is

always constant and is approximately equal to  $I_{\mbox{\scriptsize B}.}$ 

The current amplification factor of CE configuration is given by

 $B = \Delta I_C / \Delta I_B$ 

## PROCEDURE


## **Input Characteristics:**

- 1. Connect the transistor as shown in figure.
- 2. Keep the  $V_{\mbox{\scriptsize CE}}$  constant at 2V and 6V.
- 3. Vary the  $I_B$  in steps and note down the corresponding  $V_{EB}$  values as per tabular column.

## **Output Characteristics**:


- 1. Keep the  $I_B$  constant at 20  $\mu$ A and 40  $\mu$ A.
- 2. Vary the  $V_{CE}$  in steps and note corresponding  $I_C$  values.
- 3. Readings are tabulated as shown in tabular column.

## **CIRCUIT DIAGRAM**




## **EXPECTED GRAPHS**

## **Input Characteristics**



#### TABULAR COLUMN

# **Input Characteristics**



# **Output Characteristics**

$V_{CB} = 2V$		$V_{CB} = 6$	V
V <sub>BE</sub>	IB	V <sub>BE</sub>	IB
(Volts)	(µA)	(Volts)	(µA)

$I_{\rm B}=20\mu A$		$I_B = 40\mu$	A
V <sub>CE</sub>	Ic	V <sub>CE</sub>	Ic
(Volts)	( <b>mA</b> )	(Volts)	( <b>mA</b> )

RESULT Input and Output curves are plotted.

# **Output Characteristics**

### Expt.No:6

## Input/output Characteristics of CC Amplifier

## AIM

Plot the input and output characteristics of a transistor connected in CommonCollector configuration.

## **COMPONENTS & EQUIPMENT REQUIRED**


S.No	Device	Range	Quantity
3.110	Device	/Rating	(in No.s)
1.	Transistor CC trainer		
	BoardContaining		
	d) DC Power Supply.	(0-12) V	2
	e) PNP Transistor	BC 107	1
	f) Carbon Film Resistor	470Ω, 1/2	1
		W	1
		100KΩ,1/2	
		W	
2.	c) DC Voltmeter	(0-1) V	1
	d)DC Voltmeter	(0-20) V	1
3.	DC Ammeter	(0-50) mA	1
		(0-200) μA	1
4.	Connecting wires	5A	12

#### **Input Characteristics:**

- 1. Connect the transistor as shown in figure.
- 2. Keep the  $V_{CE}$  constant at 2V and 6V.
- 3. Vary the  $I_{\text{B}}$  in steps and note down the corresponding  $V_{\text{EB}}$  values as per tabular column.

## **Output Characteristics**:

- a. Keep the  $I_B$  constant at 20  $\mu A$  and 40  $\mu A.$
- b. Vary the  $V_{CE}$  in steps and note corresponding  $I_C$  values.
- c. Readings are tabulated as shown in tabular column.



## TABULAR COLUMN

## Input Characteristics

$V_{CB} = 2V$		$V_{CB} = 6$	V
V <sub>BE</sub>	IB	V <sub>BE</sub>	IB
(Volts)	(μΑ)	(Volts)	(μΑ)

# **Output Characteristics**

$I_B = 20 \mu A$		$I_B = 40\mu$	A
V <sub>CE</sub>	I <sub>C</sub>	V <sub>CE</sub>	I <sub>C</sub>
(Volts)	(mA)	(Volts)	(mA)

## RESULT

Input and Output curves are plotted.

#### Expt.No:7

#### **Transfer Characteristics of JFET**

#### AIM: To Draw the Characteristics Curves of JFET

#### **COMPONENTS & EQUIPMENTS REQUIRED:**

S.No.	Device	Range	Quantity
		/Rating	(In No.s)
1	FET Characteristics trainer		
	board containing		
	(a) DC power supply	0-12V	1
	(b) DC power supply	0-5V	1
	(c) FET	BFW 11	1
	(d) Carbon film resistor	1K2, 1/2W	1
	(e) Carbon film resistor	470K₪, 1/2W	1
2	DC Voltmeter	0-20V	2
3	(a) DC Ammeter	0-2002A	1
	(b) DC Ammeter	0-20mA	1
4	Connecting wires		12

## THEORY:

A FET is a three terminal device, having the characteristics of high input impedance and less noise, the Gate to Source junction of the FET s always reverse biased. In response to small applied voltage from drain to source, the n-type bar acts as sample resistor, and the drain current increases linearly with  $V_{DS}$ . With increase in  $I_D$  the ohmic voltage drop between the source and the channel region reverse biases the junction and the conducting position of the channel begins to remain constant. The  $V_{DS}$  at this instant is called "pinch of voltage".

If the gate to source voltage ( $V_{GS}$ ) is applied in the direction to provide additional reverse bias, the pinch off voltage ill is decreased.

In amplifier application, the FET is always used in the region beyond the pinch-off.  $F_{DS} = I_{DSS} (1 - V_{GS} / V_P)^2 2$ 

#### **PROCEDURE: -**


Drain characteristics:

- 1. Connect the circuit as shown in figure (1)
- 2. Set the gate source voltage,  $V_{GS}$  in 0V position.
- 3. Increase drain source voltage,  $V_{DS}$  in steps and note corresponding  $I_D$  values asShown in the tabular column.
- 4. Now change  $V_{GS}$  to +0.5Vand -1V and repeat the above procedure.

Transfer characteristics:


- 5. Connect the circuit as shown in figure (1).
- 6. Keep the drain source voltage,  $V_{DS}$  at 1V.
- 7. Vary the gate source voltage,  $V_{GS}$  in steps and note corresponding  $I_D$  values as shownin the tabular column.
- 8. Now change  $V_{DS}$  to 2V and 3V and repeat the above procedure.

#### **CIRCUIT DIAGRAM:**




## **EXPECTED GRAPHS:**

Drain Characteristics:



Transfer Characteristics:



# TABULATIONS:

Drain characteristics:

	V <sub>GS</sub> =0V	$V_{GS}$ = 0.5V	V <sub>GS</sub> = 1.0V
V <sub>DS</sub> (v)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)
0			
0.2			
0.4			
0.6			
0.8			
1.0			
2.0			
3.0			
4.0			
5.0			
6.0			
7.0			
8.0			
9.0			
10.0			

Transfer characteristics:

	V <sub>DS</sub> =0V	V <sub>DS</sub> =2V	$V_{DS}=3V$
V <sub>GS</sub> (v)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)	I <sub>D</sub> (mA)
0			
-0.2			
-0.4			
-0.6			
-0.8			
-1.0			
-1.2			
-1.4			

-1.6		
-1.8		
-2.0		
-2.2		
-2.4		
-2.6		
-2.8		

## **CALCULATIONS:**

a. AC drain resistance at  $V_{DS}$ =3V of  $V_{GS}$ = 0.5V

i. = 
$$\Delta V_{DS} / \Delta I_D$$
  
ii. =

b. AC drain resistance at  $V_{DS}$ =3V of  $V_{GS}$ = 0V

i. = 
$$\Delta V_{DS} / \Delta I_D$$
  
ii. =

c. AC drain resistance at  $V_{\text{DS}}\text{=}3V$  of  $V_{\text{GS}}\text{=}\text{-}1V$ 

$$_{i.} = \Delta V_{DS} / \Delta I_D$$
  
ii. =

d. Transconductance at  $V_{GS} = -1V$  of  $V_{DS}=1V$ 

i. = 
$$\Delta I_D / \Delta V_{GS}$$

e. Transconductance at  $V_{GS}$  = -1V of  $V_{DS}$ =2V

i. = 
$$\Delta I_D / \Delta V_{GS}$$

f. Transconductance at  $V_{GS}$  = -1V of  $V_{DS}$ =3V

$$i_{\rm L} = \Delta I_{\rm D} / \Delta V_{\rm GS}$$

## **RESULT:**

Thus the Drain and Transfer Characteristics of JFET was Drawn.

Expt. No:8

#### **Voltage Regulator**


#### Aim:

To study zener diode as voltage regulator

#### **Apparatus Required:**

S.No	Item	Specification	Quantity
1	Step Down Transformer	220 V/12 V	1
2	Zener Diode	IN4007	1
3	Resistor	1ΚΩ, 100 ΚΩ	1,1
4	Voltmeter	0-10 V	1
5	Ammeter	0-100mA)	2
6	RPS	(0-30) V	1
7	CRO		1
8	Connecting wires		

## **CIRCUIT DIAGRAM:**



## THEORY:

Zener diode is a P-N junction diode specially designed to operate in the reverse biased mode. Itis acting as normal diode while forward biasing. It has a particular voltage known as break down voltage, at which the diode break downs while reverse biased. In the case of normal diodes the diode damages at the break down voltage. But Zener diode is specially designed to operate in thereverse breakdown region. The basic principle of Zener diode is the Zener breakdown. When a diode is heavily doped, it's depletion region will be narrow. When a high reverse voltage is applied across the junction, therewill be very strong electric field at the junction. And the electron hole pair generation takesplace. Thus heavy current flows. This is known as Zener break down.

So a Zener diode, in a forward biased condition acts as a normal diode. In reverse biased mode, after the break down of junction current through diode increases sharply. But the voltage acrossit remains constant. This principle is used in voltage regulator using Zener diodes

The figure shows the zener voltage regulator, it consists of a current limiting resistor RS connected in series with the input voltage Vs and zener diode is connected in parallel with the load RL in reverse biased condition. The output voltage is always selected with a breakdown voltage Vz of the diode.

e input source current, IS = IZ + IL.....(1)

The drop across the series resistance, Rs = Vin – Vz ......(2)

And current flowing through it, Is = (Vin – VZ) / RS.....(3)

From equation (1) and (2), we get, (Vin - Vz)/Rs = Iz + IL.....(4)

**Regulation with a varying input voltage (line regulation):** It is defined as the change in regulated voltage with respect to variation in line voltage. It is denoted by 'LR'.

In this, input voltage varies but load resistance remains constant hence, the load current remains constant. As the input voltage increases, form equation (3) Is also varies accordingly. Therefore, zener current Iz will increase. The extra voltage is dropped across the Rs. Since, increased Iz willstill have a constant Vz and Vz is equal to Vout.

The output voltage will remain constant. If there is decrease in Vin, Iz decreases as load current remains constant and voltage drop across Rs is reduced. But even though Iz may change, Vz remains constant hence, output voltage remains constant.

Regulation with the varying load (load regulation): It is defined as change in load voltage with respect to variations in load current. To calculate this regulation, input voltage is constant and output voltage varies due to change in the load resistance value.

Consider output voltage is increased due to increasing in the load current. The left side of the equation (4) is constant as input voltage Vin, IS and Rs is constant. Then as load current changes, the zener current Iz will also change but in opposite way such that the sum of Iz and IL will remain constant. Thus, the load current increases, the zener current decreases and sum remain constant. Form reverse bias characteristics even Iz changes, Vz remains same hence, and output voltage remains fairly constant. **PROCEDURE:-**

## Line Regulation:

- 1. Make the connections as shown in figure below.
- 2. Keep load resistance fixed value; vary DC input voltage from 5V to 15V.

3. Note down output voltage as a load voltage with high line voltage 'VHL' and as a loadvoltage with low line voltage 'VLL'.

4. Using formula, % Line Regulation = (VHL-VLL)/ VNOM x100, where VNOM = the nominal load voltage under the typical operating conditions. For ex. VNOM =  $9.5 \pm 4.5$  V

## Load Regulation:

- 1. For finding load regulation, make connections as shown in figure below.
- 2. Keep input voltage constant say 10V, vary load resistance value.

3. Note down no load voltage 'VNL' for maximum load resistance value and full load voltage 'VFL' for minimum load resistance value.

4. Calculate load regulation using, % load regulation = (VNL-VFL)/ VFL x100

#### **OBSERVATION TABLE:-**

Zener Voltage	Load Current

#### **Result**:

Thus the Zener Voltage Regulator was designed

#### **SCR Characteristics**

#### Aim: -


To study the V-I characteristics of S.C.R. and determine the Break overvoltage, on state resistance Holding current. & Latching current

#### Apparatus required: -

SCR – TY604, Power Supplies, Wattage Resistors, Ammeter, Voltmeter, etc.,

#### Procedure: -

- 1. Connections are made as shown in the circuit diagram.
- 2. The value of gate current  $I_G$ , is set to convenient value by adjusting  $V_{GG}$ .
- 3. By varying the anode- cathode supply voltage V<sub>AA</sub> gradually in step-bystep, note down the corresponding values of V<sub>AK</sub> & I<sub>A</sub>. Note down V<sub>AK</sub> & I<sub>A</sub> at the instant of firing of SCR and after firing (by reducing the voltmeter ranges and in creasing the ammeter ranges) then increase the supply voltage V<sub>AA</sub>. Note down corresponding values of V<sub>AK</sub> & I<sub>A</sub>.
- 4. The point at which SCR fires, gives the value of break over voltage  $V_{BO}$ .
- 5. A graph of  $V_{AK} V/S I_A$  is to be plotted.
- 6. The on state resistance can be calculated from the graph by using a formula.
- 7. The gate supply voltage  $V_{GG}$  is to be switched off
- 8. Observe the ammeter reading by reducing the anode-cathode supply voltage  $V_{AA}$ . The point at which the ammeter reading suddenly goes to zero gives the value of Holding Current  $I_{H}$ .
- 9. Steps No.2, 3, 4, 5, 6, 7, 8 are repeated for another value of the gate current  $I_G$ .



Tabular column: -

## $I_g = mA I_g =$

Sl.No	V <sub>AK</sub> Volts	$I_A  \mu A/mA/A$	Sl.No	V <sub>AK</sub> Volts	$I_A \mu A/mA/A$

Procedure (Latching current)

- 1. connections one made as shown in the circuit diagram
- 2. Set Vgg at 7 volts
- 3. Set  $V_{aa}$  at particular value, observe  $I_a$ , by operating the switch (on & off).if in goes to zero after opening of the switch, indicates  $I_a < I_L$
- 4. Repeat step 3 such that the current I<sub>a</sub> should not go to zero after openingof the switch. Then I<sub>a</sub> gives the value of I<sub>L</sub>.

Result:

Thus the Characteristics Curve of SCR is Drawn.

#### Expt.No10:

#### **TRIAC Characteristics**

#### Aim: -

To study the v-1 characteristics of a TRIAC in both directions and also in different (1, 2, 3 & 4) modes op operation and determine break over voltages, holding current, latching current and comment on sensitivities.


Apparatus required: -

TRIAC - BT 136, power supplies, wattage resistors, ammeter, voltmeter, etc.,

#### Proce

#### dure: -

- 1. Connections are made as shown in the circuit diagram (a)
- 2. The value of gate current  $i_g$  is set to convenient value by adjusting  $v_{gg}$ .
- 3. By varying the supply voltage  $V_m$  gradually in step-by-step, note down the corresponding values of  $V_{mt2t1}$  and  $i_1$ . Note down  $V_{mt2t1}$  and  $i_1$  at the instant firing of TRIAC and after firing (by reducing the voltmeter ranges and increasing the ammeter ranges) then increase the supply voltage  $V_{mt2mt1}$  and  $i_1$ .
- 4. The point at which TRIAC fires gives the value of break over voltage  $v_{\text{bol}}$
- 5. A graph of  $v_{mt2t1} v/s i_1$  is to be plotted.
- 6. The gates supply voltage.  $V_{gg}$  is to be switched off
- 7. Observe the am meter reading by reducing the supply voltage  $v_{mt}$ . The point at which the ammeter reading suddenly goes to zero gives the valueof holding current  $i_{h}$ .



I-mode

#### **Tabular Coloumn:**

i g =		ma
Sl.no	V <sub>TRIAC</sub> volts	I <sub>TRIAC</sub> ma

Result:

Thus The TRIAC Characteristics Curve was Drawn.